Compiler Engineer (Backend)
About Celestial AI
With the growth in Generative AI, data center infrastructure it is not just about the System on Chip but about the System of Chips. In the era of Accelerated Computing, data center bottlenecks are no longer limited to compute performance, but rather the system’s interconnect bandwidth, memory bandwidth, and memory capacity. Celestial AI's Photonic Fabric is the next-generation interconnect technology offering a10X increase in performance and energy efficiency over competitive technologies.
The Photonic Fabric™ is available to our customers in multiple technology offerings, including optical chiplets, optical interposers, and Optical Multi-chip Interconnect Bridges (OMIB). This enables our customers to seamlessly integrate high bandwidth, low power, low latency optical interfaces into their AI accelerators and GPUs. The technology is fully compatible with both protocol and physical layers, including standard 2.5D packaging flows. This ease of integration enables XPUs to have optical interconnects for compute-to-compute and compute-to-memory fabrics that deliver tens of Tbps bandwidth with nano-second latencies.
This innovation empowers hyperscalers to improve the efficiency and economics of AI processing by optimizing the XPUs needed for training and inference and significantly lowering the TCO2 impact. To support customer engagements, Celestial AI is cultivating a Photonic Fabric ecosystem. These tier-1 partnerships consist of custom silicon/ASIC design, system integrators, HBM memory, assembly, and packaging suppliers.
DESCRIPTION
As Compiler Backend Engineer, you will be a key player in expanding the Backend functionality and optimizations for the Celestial AI Machine Learning accelerator architecture. We have opportunities in the areas of code generation, partitioning, kernel generation, and runtime interfaces. This role is highly collaborative with Architecture, Hardware, and ML Operations and Developers to ensure Compiler requirements and tools to achieve exceptional performance are met. The Hardware and Instruction Set Architecture (ISA) are driven from a Compiler perspective with the goal of rapidly delivering full functionality and performance across a broad spectrum of ML models with minimal Compiler complexity. The compiler design flow is iterative and fast-paced.
ESSENTIAL DUTIES AND RESPONSIBILITIES
- Design, prototype, and expand the functionality and performance of the compiler in the areas of code generation, partitioning, kernel generation, and/or runtime interfaces
- Benchmark, test, and analyze output produced by the compiler
- Work with HW teams and architects to drive improvements in architecture and SW compiler
QUALIFICATIONS
- BS or MS in Computer Science, Engineering, or related field
- 2+ years of experience in compilers for data parallel architectures
- Experience in the field of compilers for Machine Learning inference models, preferred
- Experience with the Apache TVM Hardware Backend codebase and workflow for custom code generators (BYOC), preferred
- Effective communicator and collaborator
We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.
Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.
#LI-Onsite
Apply for this job
*
indicates a required field