Current openings at Phizenix

About the Role We are seeking a highly skilled Silicon Photonic IC Design Engineer to play a key role in the design and physical layout of advanced Silicon Photonic Integrated Circuits (PICs) that interface directly with custom ASICs built on leading-edge semiconductor process nodes. This position offers the opportunity to work at the intersection of photonics, analog, and digital design — helping to define and deliver next-generation optical and electronic systems. Key Responsibilities Contribute to the design and physical layout of complex Silicon Photonic ICs (PICs) that connect directly with advanced ASICs. Participate in all stages of PIC delivery — from floor planning and block placement to micro-architecture, optical/electrical routing, and back-end verification (DRC/LVS). Collaborate with analog, digital, and packaging teams to ensure optimal design outcomes that meet requirements for opto-electronic performance, signal integrity (SI), and power integrity (PI). Work closely with other photonics engineers to refine layout methodologies, improve design automation, and enhance existing software-based verification and layout flows. Qualifications Specialized Skills Strong understanding of photonics fundamentals and core engineering design principles. Hands-on experience with Silicon Photonics Process Design Kits (PDKs) and best practices for designing and laying out photonic components, subsystems, and complete PICs. Proficiency with physical design tools such as Cadence, Siemens Mentor, or Klayout, including scripting and automation using SKILL or Python. Familiarity with layout verification tools (e.g., Calibre, Pegasus) for DRC, ERC, and LVS checks. Experience with SI and PI-aware electrical routing for mixed-signal and digital designs is a strong advantage. Education Ph.D. in Electrical Engineering, Physics, or a related field with a focus on integrated photonics or optical device design. Preferred Attributes Highly self-motivated with a proactive approach to problem-solving. Creative thinker with strong attention to detail. Thrives in a collaborative and fast-paced environment. Excellent written and verbal communication skills.

About the Role We’re looking for an experienced CAD Engineer to develop, enhance, and support advanced EDA environments and design automation flows for next-generation semiconductor development. In this role, you will serve as the technical bridge between Analog/AMS and Digital/ASIC Verification teams, ensuring smooth integration from schematic capture through signoff. You will own PDK integration, flow automation, compute resource optimization, and mixed-signal verification infrastructure, working closely with design engineers, IT teams, and EDA vendors to drive efficiency and silicon success. Key Responsibilities Develop, maintain, and optimize CAD and EDA environments for Analog/AMS, ASIC, Photonics, and Systems teams to ensure seamless integration and productivity. Define, implement, and automate design and signoff flows for custom and digital design environments. Install, configure, and manage EDA tools (Cadence, Synopsys, Siemens) and FlexLM license servers. Integrate and validate PDKs, technology files, and IP libraries, collaborating with foundries and third-party vendors. Oversee SLURM cluster infrastructure, including job scheduling and resource allocation to improve throughput and ROI. Develop automation scripts using Python, TCL, SKILL, and Bash to streamline CAD flows and minimize manual effort. Manage design repositories (Git, IC Manage) and enforce best practices for version control and configuration management. Troubleshoot and optimize SPICE, DRC/LVS, PEX, and EMIR issues, supporting design teams for higher performance and reliability. Monitor license utilization and compute resource metrics, recommending strategies for cost-effective scalability. Collaborate with EDA vendors to resolve tool issues, influence feature development, and assess new technologies. Qualifications Bachelor’s or Master’s degree in Electrical Engineering or Computer Science. 10+ years of hands-on experience in CAD/EDA design automation, supporting analog/AMS and digital verification environments. Strong expertise with Cadence Virtuoso, ADE Assembler/Explorer, and Spectre simulation environments. Experience with signoff tools such as Pegasus, Quantus, and VoltusFI (or equivalent Calibre suites). Proficiency in SKILL and Python scripting for design automation and productivity improvements. Experience managing FlexLM license servers, including installation, configuration, and troubleshooting. Hands-on experience with PDK integration for advanced FinFET nodes (e.g., TSMC N5). Proficiency with version control systems such as Git or IC Manage (gdpxl). Preferred Qualifications Experience with Virtuoso AMS Designer and Cadence Xcelium for mixed-signal simulation and behavioral modeling. Familiarity with SLURM cluster management and high-performance computing environments. Understanding of Digital RTL-to-GDSII flows, including synthesis, P&R, STA, and PV. Exposure to CI/CD pipelines for CAD flow release automation and regression testing. Strong written and verbal communication skills with proven ability to mentor junior engineers.